


AGENDA

- 1 Intro
- 2 Processors Trends
- 3 Multiprocessors
- 4 GPU Computing

# PARALLEL COMPUTING, ILLUSTRATED







# FROM MULTICORE TO MANYCORE

**Past** 


Present



**Future** 



## PARALLEL COMPUTING IS OLD








**Vector Computers** 

Cray 1 (1976)

Cray 2 (1985)

Cray C-90 (1991)

Massively Parallel Processors (MPP)



Cosmic cube (1983)



Paragon (1993)



ASCI Red (1997)



Cluster Computers

Linux PC Clusters (~1995)


Source: Tim Mattson


Late 70's

AGENDA

- 1 Intro
- 2 Processors Trends
- 3 Multiprocessors
- 4 GPU Computing

#### MOORE'S LAW






Gordon Moore (Intel co-founder) predicted in 1965 that transistor density of semiconductor chips would double every 18 months.

Moore's Law


Source: U.Delaware CISC879 / J.Dongarra




## MICROPROCESSOR FREQUENCY TREND



## THE POWER WALL




## MICROPROCESSORS PERFORMANCE TREND






## THE PROCESSOR-MEMORY GAP



source: CA5 Hennessy & Patterson



#### ARITHMETIC INTENSITY



Arithmetic intensity, specified as the number of floating-point operations to run the program divided by the number of bytes accessed in main memory [Williams et al. 2009]. Some kernels have an arithmetic intensity that scales with problem size, such as dense matrix, but there are many kernels with arithmetic intensities independent of problem size. Source: CA5 Hennessy & Patterson

## BANDWIDTH AND THE ROOFLINE MODEL





Figure 4.11 Roofline model for one NEC SX-9 vector processor on the left and the Intel Core i7 920 multicore computer with SIMD Extensions on the right [Williams et al. 2009]. This Roofline is for unit-stride memory accesses and double-precision floating-point performance.


AGENDA


- 1 Intro
- 2 Processors Trends
- 3 Multiprocessors
- 4 GPU Computing

## FLYNN'S TAXONOMY: SISD




## FLYNN'S TAXONOMY: SIMD






# FLYNN'S TAXONOMY: SIMD (2)





source: CA5 Hennessy & Patterson

## FLYNN'S TAXONOMY





## FLYNN'S TAXONOMY: MISD (?)






## FLYNN'S TAXONOMY: MIMD







## **MULTIPROCESSORS**




## MULTIPROCESSOR SMP CLASS



## MULTIPROCESSOR DISTRIBUTED MEM CLASS



#### X86 ARCHITECTURE



**Uniform Memory Access** 


Non-uniform Memory Access

Adapted from Sam Williams, John Shalf, LBL/NERSC et al.


AGENDA

- 1 Intro
- 2 Processors Trends
- 3 Multiprocessors
- 4 GPU Computing

#### Why GPU Computing?




## LOW LATENCY OR HIGH THROUGHPUT?



#### **CPU**

- Optimised for low-latency access to cached data sets
- Control logic for out-of-order and speculative execution




#### **GPU**

- Optimised for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation



#### **The Graphics Pipeline**




pixel\_out
main(uniform sampler2D texture : TEXUNIT 0, pixel\_in
{
 pixel\_out OUT;
 float d= clamp(1.0 - pow(dot(IN.lightdist, IN.light
 float2 color = tex2D(texture, IN.texcoord).rgb;
 OUT.color = color \* (d + 0.4);
 return OUT;
}


- Hardware used to look like this
  - Vertex, pixel processing became programmable
  - New stages added

GPU architecture increasingly centers around shader execution

# GPU UNIFIED DESIGN



## GPGPU COMPUTING, B.C. ERA




#### WHY GPU ARE ATTRACTIVE FOR HPC?


- Massive multithreaded manycore chips
- High flops count (SP and later DP)
- High memory bandwidth, (later) including ECC
- Lots of programming languages
- Lots of programming tools

Widely used in Computational Physics


## GPGPU COMPUTING, A.C. ERA



## GROWTH IN GPU COMPUTING



#### GROWTH IN GPU COMPUTING




## ACCELERATED, HETEROGENEOUS COMPUTING

10x Performance & 5x Energy Efficiency for HPC


#### **CPU**

Optimized for Serial Tasks




#### **GPU** Accelerator

Optimized for Parallel Tasks



## GEFORCE 8: 1<sup>ST</sup> MODERN GPU ARCH



## NVIDIA KEPLER GK110 PROCESSOR


SMX

3x Performance per Watt

Hyper-Q

Easy Speed-up for Legacy MPI Apps

Dynamic Parallelism Parallel Programming Made Easier than Ever



## Kepler GK110 Block Diagram

#### **Architecture**


- 7.1B Transistors
- 15 SMX units
- > 1 TFLOP FP64
- 1.5 MB L2 Cache
- 384-bit GDDR5





## **KEPLER SMX DIAGRAM**














Medical Imaging U of Utah

Molecular Dynamics U of Illinois, Urbana Video Transcoding Elemental Tech Matlab Computing AccelerEyes

Astrophysics RIKEN

## **GPUs Accelerate Science**



Financial Simulation Oxford



Linear Algebra Universidad Jaime



3D Ultrasound Techniscan




Quantum Chemistry U of Illinois, Urbana




Gene Sequencing
U of Maryland



## SUPERCOMPUTING ERA




# Top500: Performance from Accelerators



## **JETSON TK1**

### THE WORLD'S 1st EMBEDDED SUPERCOMPUTER



Development Platform for Embedded Computer Vision, Robotics, Medical

Tegra K1 SoC

Quad core A15 + Kepler GPU

192 CUDA Enabled cores

326 Gflops @ 5 Watt

\$192



# US TO BUILD TWO FLAGSHIP SUPERCOMPUTERS







#### **SUMMIT**

150-300 PFLOPS Peak Performance

#### **SIERRA**

> 100 PFLOPS Peak Performance

IBM POWER9 CPU + NVIDIA Volta GPU

**NVLink High Speed Interconnect** 

>40 TFLOPS per Node, >3,400 Nodes


2017

Major Step Forward on the Path to Exascale




# GPU ROADMAP

Pascal 2x SGEMM/W




# PASCAL GPU FEATURING NVLINK AND STACKED MEMORY



#### **NVLINK**

- GPU high speed interconnect.
- 80-200 GB/s



### **3D Stacked Memory**

- 4x Higher Bandwidth (~1 TB/s)
- 3x Larger Capacity
- 4x More Energy Efficient per bit

